Abstract-The design of efficient time compression support hardware for built-in self-testing (BIST) is of great importance in the design and manufacture of VLSI circuits. The test data outputs in BIST are ultimately compressed by the time compaction hardware, commonly called a response analyzer, into signatures. Several output response compaction techniques to aid in the synthesis of such support circuits already exist in literature, and parity bit signature coupled with exhaustive testing is already well known to have certain very desirable properties in this context. This paper reports new time compaction techniques utilizing the concept of parity bit signature that facilitates implementing such support circuits using nonexhaustive or compact test sets, with the primary objective of minimizing the storage requirements for the circuit under test (CUT) while maintaining the fault coverage information as best as possible. Recently, Jone and Das proposed a multiple-output parity bit signature generation method extending the basic idea of Akers, for exhaustive testing of digital combinational circuits, where, given a multiple-output circuit, a parity bit signature is generated by first XORing all the outputs to produce a new output function and then feeding this resulting function to a single-output parity bit signature generator. The method, as shown by the authors, preserves all the desirable properties of the conventional single-output response analyzers and can also be easily implemented by using the current VLSI technology. The subject paper further augments the aforesaid concepts of Jone and Das, and proposes a multiple-output parity bit signature for nonexhaustive testing of VLSI circuits. Design algorithms are proposed in the paper, and the simplicity and ease of their implementations are demonstrated with examples. Extensive simulation experiments on ISCAS 85 combinational benchmark circuits using FSIM, ATALANTA, and COMPACTEST programs demonstrate that the proposed signature generation method achieves high fault coverage for single stuck-line faults, with low CPU simulation time, and acceptable area overhead. A performance comparison of the designed time compactors with conventional space-time compaction is also presented to demonstrate improved tradeoff for the new circuits in terms of fault coverage and the CUT resources consumed contrasted with existing designs, and to appreciate the resulting performance enhancements. 
I. INTRODUCTION
A S the digital design moves through increased levels of integration densities, it is desirable that better and effective methods of testing be made available to ensure reliable systems operation. Frankly speaking, the concept of testing has broad applicability, and as such, finding efficient testing techniques that guarantee correct systems performance has attracted considerable attention of the testing community for quite sometime [1] - [32] . The conventional testing techniques of digital systems require application of test stimuli generated by a test pattern generator (TPG) to the circuit under test (CUT) and subsequent comparison of the produced responses with known correct responses. However, for large circuits, because of higher storage requirements for the fault-free responses, the procedure turns out to be rather expensive, and hence alternative approaches are sought. Built-in self-testing (BIST) is a design approach that can significantly improve the testability of digital circuits and save testing time. It combines concepts of both built-in test (BIT) and self-test (ST) in one termed built-in self-test (BIST). In BIST, test generation, test application, and response verification are all done through built-in hardware, which allows different parts of a chip to be tested in parallel, reducing the required testing time, besides eliminating the necessity for external test equipments. A typical BIST environment, as shown in Fig. 1 , uses a test pattern generator (TPG) that sends its outputs to a circuit under test (CUT), and the resulting output streams from the CUT are fed into a response data analyzer. A fault is detected if the CUT response is shown to be different from that of the fault-free circuit. The test data analyzer is comprised of a response compaction unit (RCU), a storage for the fault-free responses of the CUT, and a comparator.
In order to reduce the amount of data represented by the fault-free and the faulty CUT responses, data compression is used to create signatures from the CUT and its corresponding fault-free circuit. BIST techniques use pseudorandom, pseudoexhaustive, and exhaustive test patterns, or even sometimes on-chip storing of reduced test sets. The standard response compaction unit is comprised of a space compression unit and a time compression unit. In general, responses coming out of a CUT are first fed into a space compressor, providing output streams such that
. Most often, test responses are compressed into only one sequence . Space compression generates a solution to the problem of achieving high test quality for built-in self-testing of complex digital circuits without the requirement of monitoring a large number of internal test points, by merging test responses coming from the internal test points into a single bit stream, reducing in the process the test time and the resulting area overhead. This single bit stream of length is eventually fed into a time compressor and a shorter sequence of length , is obtained at the output.
It is desirable that the extra logic representing the compaction circuit must be as simple as possible, to be easily embedded within the CUT, and should not introduce response delays to affect either the test execution time or normal functionality of the circuit. Further, the length of the signature must be as short as possible in order to minimize the storage requirements of the fault-free responses [31] , [32] . In addition, signatures derived from the faulty CUT responses and their corresponding fault-free signatures should not be the same, which unfortunately is not always the case. A fundamental problem with all compression techniques, in general, is error masking or aliasing [19] , which occurs when the signatures from faulty output responses map into fault-free signatures. Aliasing causes loss of information, which in turn affects the test quality of BIST, and thus reduces the overall fault coverage. There exist several methods in the literature for computing the aliasing probability, of which the exact computation is known to be an NP-hard problem [33] .
The design of time-efficient support hardware for BIST is of crucial importance in the design and fabrication of modern VLSI circuits. The test data outputs in BIST are ultimately compressed by the time compression hardware, commonly called a response analyzer, into signatures. Several output response compaction techniques for the synthesis of such support circuits already exist in the literature, and parity bit signature coupled with exhaustive testing is already recognized to have certain very desirable properties in this context. The subject paper presents time compression techniques based on parity bit signature to facilitate implementation of BIST support hardware using nonexhaustive (or compact) test sets, with the primary objective of minimizing the storage requirements for the CUT while maintaining the fault coverage information as much as possible. Recently, Jone and Das proposed a multiple-output parity bit signature generation method extending the basic idea of Akers [14] , for exhaustive testing of digital combinational circuits, where, given a multiple-output circuit, a parity bit signature is generated by first XORing all the outputs to produce a new output function and then feeding this resulting function to a single-output parity bit signature generator. The method, as shown by the authors, preserves all the desirable properties of the conventional single-output response analyzers, and can also be easily implemented by using the current VLSI technology. The present paper further augments the aforesaid concepts of Jone and Das, and proposes a multiple-output parity bit signature for nonexhaustive testing of VLSI circuits. Design algorithms are proposed in the paper, and the simplicity and ease of their implementations are demonstrated with many examples. Extensive simulation runs on ISCAS 85 combinational benchmark circuits using FSIM, ATALANTA, and COMPACTEST programs demonstrate that the proposed signature generation method achieves high fault coverage for single stuck-line faults, with low CPU simulation time, and acceptable area overhead. The paper provides a performance comparison of the designed time compactors with conventional space-time compaction to demonstrate improved tradeoff for the new circuits between fault coverage and the CUT resources consumed in comparison with existing designs, in order to fully appreciate the resulting performance enhancements.
II. TIME COMPACTION-BRIEF OVERVIEW
In this section, we provide a brief overview of some of the time compaction methods that have been suggested in the literature and some of which are in actual use. The well-known response compaction techniques include parity bit checking, transition count, one's count, Walsh coefficients, linear feedback shift register, parallel compaction analysis, etc. Based on these approaches, the compressed response data can be used to evaluate the correctness of the CUT.
One's count was proposed by Hayes [6] and is given by the number of ones in the binary circuit response stream during test execution. The hardware that represents the compaction unit consists of a simple counter, and is independent of the circuit under test. It only depends on the nature of the test response.
The signatures values do not depend on the order in which the input test patterns are applied to the CUT. The length of the signature is a logarithmic function of the length of the output response data. Therefore, if the circuit response is of length bits, then its signature will be of length . The probability distribution function of aliasing is approximately Gaussian with a mean value at , where being the length of the output stream. The masking probability [26] is low when the one's count of the signature is near either the minimum or maximum of its length range. Therefore, it takes a maximum value whenever the signature length approaches a maximum at the midrange of the count.
Syndrome testing [9] differs from the ordinary one's counting technique. The syndrome testing requires application of patterns to be applied to an -input combinational circuit. A fault can be detected by comparing the number of ones of the output signature to the number of ones of the previously stored fault-free signature. In transition counting [7] , on the other hand, the signature is the number of 0-to-1 or 1-to-0 transitions in the output bit stream. The response-compression length is less than or equal to , where is the length of response stream. The masking probability takes high values when the signature value is close to , and low values when it is close to 0 or . In other words, masking in transition count depends on the number of faulty circuits that have the same transition count as the fault-free circuit. Unlike one's counting, transition counting is sensitive to the order of the bits in the response vector. However, transition counting does not guarantee the detection of all single-bit errors. Double or multiple transition counting (DTC or MTC) [1] , [2] has recently been proposed as a new compaction technique, which does not result in any loss of information. Single-output circuits can be tested using DTC testing, while MTC testing is used for multi-output circuits. DTC/MTC detects many faults that can also be detected by conventional testing methods. However, DTC/MTC techniques do not require repeated input test patterns, and they do not use a counter. Test circuitry consists of an inverter, a switch, an OR logic gate, and a D flip-flop.
Parity compaction [14] on the response bit stream is realized by compression of the output data to a signature of length of only one bit. The value of this bit stream is 1 if the parity of the test response sequence is odd, and 0 if the parity is even. Parity compaction detects all errors involving an odd number of bits, while faults that give rise to an even number of error bits are not detected. This fact shows that parity checking is a relatively ineffective compaction method. The hardware implementation consists of a flip-flop and an XOR gate.
Walsh spectral compaction method is similar to syndrome analysis, which requires all possible input patterns be applied to the combinational network. In Walsh spectral analysis [10] , the switching functions are represented by their spectral coefficients that are compared to known correct coefficient values. Testing procedure checks the correctness of Walsh coefficients, which requires both an exhaustive and verification test of all Walsh coefficients. The spectral coefficient guarantees higher percentage of error coverage of the tested circuit. However, it also requires higher area overhead for generating them.
Testing using two different compaction schemes in parallel has been extensively investigated. The combination of signature analysis and transition counting has been analyzed [13] . However, analysis shows that using simultaneously both techniques leads to a very small overlap in their error masking. As a result, the fault coverage can be improved while the fault signature size and the hardware overhead are increased.
Cyclic redundancy check (CRC) is an alternative method to transition count testing and is more popular. The CRC is easily implemented to detect errors in data communications. The CRC requires little overhead and it has extreme error detection capabilities. The CRC technique has been used for the compression of test response data [4] . The residue that is left in the feedback shift register after the response from the circuit under test has been compressed is the signature. In addition, one of its applications is as a source of pseudorandom binary test sequences, while the others are as means to carry out response compression. This latter process is commonly known as signature analysis [8] .
Signature analysis is a compression technique based on the concept of cyclic redundancy checking (CRC) and realized in hardware using linear feedback shift registers (LFSRs), consisting of flip-flops and XOR gates. Signature analysis currently is the most popular time compaction technique. LFSRs are used for generating pseudorandom input test patterns, and for response compaction as well. The nature of the generated sequence patterns is determined by the LFSR's characteristic polynomial as defined by its interconnection structure.
Response sequence is fed into the signature analyzer, and then divided by the characteristic polynomial of the signature analyzer's LFSR. The remainder obtained by dividing by over a Galois field such that represents the state of the LFSR. In other words, represents the observed signature. The signature analysis involves comparing the observed signature to a known fault-free signature . An error is detected if these two signatures differ from each other. Suppose that is the correct response and is the faulty one, where is an error polynomial. It can be shown that aliasing occurs whenever is a multiple of or . A method for computing and reducing the aliasing probability in signature analysis has been proposed by William et al. [3] , which uses Markov chains and derive an upper bound on the aliasing probability in terms of the test length and probability of an error occurring at the output of the CUT. An approach to the computation of the aliasing probability is presented in [17] . In addition, an error pattern in signature analysis causes aliasing, if and only if, it is a codeword in the cyclic code generated by the LFSR's characteristic polynomial.
Unlike other methods, the fault coverage in signature analysis may be improved without changing the test. This process can be implemented by changing the length of the LFSRs or by using different characteristic polynomial . As presented in [11] , for short test lengths, signature analysis detects all single-bit errors. However, there is no known theory that characterizes fault detection in signature analysis. Multiple-output circuits can be tested [28] using multiple-input signature registers (MISRs). The use of MISRs in testing eliminates the need for a space compactor. However, MISRs increase aliasing and require extra hardware, which make it far from being practical. A new approach based on modification of the test response for reducing aliasing probability has been proposed by Zorian et al. [19] , [32] . This method suffers from two drawbacks: it involves large hardware overhead and increases testing time without ensuring zero aliasing.
III. SINGLE-OUTPUT PARITY BIT SIGNATURE
Single-output parity bit signature is particularly well suited for exhaustive testing of digital circuits. In built-in self-testing, the test output responses are compressed by the output response analyzer into a signature. The advantages of using the exhaustive test set for self-testing have been widely discussed: test patterns can be easily generated, no fault models are required, and a high fault coverage can be achieved. However, the disadvantage of exhaustive test patterns is their exponential number.
A. Parity Bit Signature
In this section, we will present some of the useful properties of single-output parity bit signature for exhaustive testing of digital circuits as widely discussed in literature. Consider a fourvariable combinational switching function as defined by the truth table in Table I . The parity bit signature of is given by a five-bit binary vector where and denoting the primary parity of the function , while representing the parity of the subfunction obtained by setting the th variable in equal to (0 or 1) as shown in Table I .
In general, given an -variable Boolean function , the parity bit signature of is given by an -bit vector where and denoting the primary parity of the function [15] , with representing the parity of the subfunction obtained by setting the th variable in equal to 0. Based on the definition of the s above, it is evident that a total of parity bits are required in if the given function has input variables. Fig. 2 shows a straightforward implementation of this -bit binary signature in which the bit streams of interest are directed into T flip-flops. The general case (with any number of primary inputs) of single-output parity bit signature can also be readily analyzed. The parity bit signature as defined is a functional signature and is test-order independent. This signature is also uniform as shown in [14] . Given an -input arbitrary combinational function , the parity bit signature of is defined to be uniform since all of the possible -bit signatures are equally likely to result. A parity bit signature is test-order independent since the order in which the test-inputs are generated has no effect on the signature. 
B. Basic Properties
As mentioned above, an important property of the parity bit signature under exhaustive testing is its uniformity. Given an arbitrary combinational function, all )-bit signatures are equally likely, thereby ensuring that the intrinsic lower bound on the error escape probability [14] , [15] of is achieved. In the following discussion, we present some of the basic properties of parity functions [14] that are relevant in the context of fault detection using single-output parity bit signature, and also multiple-output parity bit signature as discussed next. Example: Consider the irredundant two-level AND-OR circuit as given in Fig. 3 . The output function (fault-free) realized by the circuit is . The fault table for the detection of all single faults of the circuit (excluding the faults on the primary output line) is depicted in Table II . In this table, denotes the output function of the faultless version of the circuit and is the output when the th line is stuck-at-( or ). From an inspection of the table, we identify the following groups of indistinguishable or equivalent faults.
We combine them, choose one function from each group, and delete the rest of them from the table. We name the six distinguishable faults as , and , where
It can be shown that the test set is a minimal complete test set of this circuit for the detection of all single distinguishable faults.
We now investigate if the faults could be detected using the parity bit signature if we subject the circuit to the above set of compact tests under condition of no faults and all single stuck-line faults. Tables III-IX show the fault-free signature and all the faulty signatures corresponding to the application of the test set . Comparing the fault-free signature with all the faulty signatures , and , we see that all the six faults are detectable, which is to be expected since the compact test set chosen is a minimal complete test set of the circuit.
If the compact test set is not properly chosen (in the sense that it might not exercise all the detectable faults of the circuit), some faults may remain undetected. Consider now another test set being applied to the circuit, viz.,
. Tables X-XVI show the fault-free signature and all the faulty signatures corresponding to the application of the test set .
Comparing the fault-free signature with all the faulty signatures , and , we see that many of the faults are not detectable. A generalized algorithm is now given below to generate the single-output parity bit signature, given any single-output combinational circuit.
Algorithm 1:
Step 1) Given an -input single-output combinational circuit with input variables , with output , and a given set of test-input combinations , record the input combinations for which the function output and .
Step 2) Generate all the subfunctions by setting, respectively, the variables to 0. To obtain a subfunction for any variable , check only the rows of test-input combinations with , and accordingly set the corresponding subfunction column (comprised of 0s and 1s).
Step 3) Get the fault-free signature . a) To get , take XOR sum of all 0s and 1s in the column of . b) To get , take XOR sum of all 0s and 1s in the column of . Step 4) Repeat Steps 1)-3) for all single-line faults.
Step 5) Compare the fault-free signature (fault-free) with all the faulty signatures (faulty). Take the bitwise XOR sum of the fault-free signature with each of the faulty signatures . a) If for any equals 0, then the fault is not detected. b) If for any equals 1, then the fault is detected. Stop
IV. MULTIPLE-OUTPUT PARITY BIT SIGNATURE
Obviously, the simplest strategy to extend the single-output parity bit signature to the multiple-output case is to generate a separate signature for each output. An excessive amount of hardware overhead makes such an approach impractical.
Given an -input combinational circuit with outputs as shown in Fig. 4 , a multiple-output parity bit signature can be generated by first XORing all the outputs to produce a new output and then feeding this new output to a single-output parity bit signature generator. This signature can be represented as a binary vector as Table XVII is an example of multiple-output parity bit signature generation.
It was shown in [14] , [15] that the proposed method of signature generation under exhaustive testing evidently makes the signature test-order independent. The uniformity property of the signature similarly holds for the general case of multiple-output functions, and is proved in [15] using a shorter and more elegant method based on linear algebraic techniques and properties of GF(2), and is omitted here [16] .
In this paper we investigate the possibility of detecting all single stuck-line faults in digital circuits by using parity bit signature not coupled with an exhaustive set of tests, but rather, nonexhaustive set of tests. Before we explore the feasibility of such an approach in general, let us first demonstrate if some of the earlier discussed desirable properties of such a signature will still be valid while using nonexhaustive set of tests. These are discussed below in the form of properties and theorem.
Property 15: A parity bit signature (single-output or multiple-output) in the context of nonexhaustive testing of digital circuits is a functional signature. This is obvious since irrespective of whether we use exhaustive or nonexhaustive testing, the signature remains independent of the particular implementation involved.
Property 16: A parity bit signature (single-output or multiple-output) in the context of nonexhaustive testing of digital circuits is test-order independent.
The order in which the independent tests in the compact test sets are generated and applied has no effect on the signature.
Property 17: A parity bit signature (single-output or multiple-output) in the context of nonexhaustive testing of digital circuits is easily implementable and can be shown to be effective for single fault detection.
The property evidently follows based on the properties of parity bit signature and also of parity bits as discussed earlier.
Theorem 1: A parity bit signature (single-output or multipleoutput) in the context of nonexhaustive testing of digital circuits is obviously not uniform in the sense that given any arbitrary combinational switching function, all signature bit patterns in are not equally likely to result. Proof: Since the different s in are each derived not on exhaustive application of all the input combinations or ordered -tuples, it follows rather obviously that the th parity bit in cannot be equal to 0 or 1 with equal probability, thus providing a signature which is not uniform, a property unfortunately shared by many counting techniques. Let us first illustrate the feasibility of the proposed approach considering the following example.
Example: The circuit in Fig. 5 is the first circuit c17 of the ISCAS 85 combinational benchmark circuits. We obtain a single output from this circuit by XORing its two outputs and . Table XXX is the fault table for the detection of all single faults  of the circuit at the output (faults on lines , and are not considered) when all the input patterns are applied.
In this table, denotes the output function of the faultless version of the circuit and is the output when the th line is stuck-at-( or ). From an inspection of the table, we identify the following groups of indistinguishable or equivalent faults:
We combine them, choose one function from each group, and delete the rest of them from the table. We name the 11 distin- We now investigate if the faults could be detected using the parity bit signature if we subject the circuit to the above set of compact tests under condition of no faults and all single stuck-line faults. Tables XVIII-XXIX show the fault-free signature and all the faulty signatures corresponding to the application of the test set . Comparing the fault-free signature with all the faulty signatures TABLE XXX  FAULT TABLE FOR THE DETECTION OF ALL SINGLE STUCK-AT FAULTS OF THE CIRCUIT IN FIG. 5 , and , we observe that all the 11 faults are detectable, which is to be expected since the compact test set chosen is a minimal complete test set of the circuit.
An algorithm for the implementation of the proposed multiple-output parity bit signature generation is provided next.
Algorithm 2:
Step 1) Given an -input -output combinational circuit with input variables , with outputs , combine the outputs by an XOR gate to produce a single output . Step 2) Given a set of test-input combinations , record the input combinations for which the function output and .
Step 3) Generate all the subfunctions by setting, respectively, the variables to 0. To obtain a subfunction for any variable , check only the rows of test-input combinations with , and accordingly set the corresponding subfunction column (comprised of 0s and 1s). Step 4) Get the fault-free signature . a) To get , take XOR sum of all 0s and 1s in the column of . b) To get , take XOR sum of all 0s and 1s in the column of .
Step 5) Repeat Steps 2)-4) for all single-line faults.
Step 6) Compare the fault-free signature (fault-free) with all the faulty signatures (faulty). Take the bitwise XOR sum of the fault-free signature with each of the faulty signatures . a) If for any equals 0, then the fault is not detected. b) If for any equals 1, then the fault is detected. Stop
V. SIMULATION RESULTS
In our simulation experiments, as mentioned above, we used ISCAS 85 combinational benchmark circuits in order to demonstrate the feasibility of the proposed multiple-output signature generation for time compaction using nonexhaustive test sets. The independent simulations were conducted on all ISCAS 85 combinational benchmark circuits using TABLE XXXVIII  SIMULATION RESULTS OF THE ISCAS 85 BENCHMARK CIRCUITS USING  COMPACTEST SIMULATOR FOR TIME COMPACTION ATALANTA, FSIM, and COMPACTEST simulators. The ATALANTA [34] was used to generate the fault-free output streams required to construct the CUT signatures and to test the benchmark circuits using reduced or compact test sets. FSIM [35] was used as a fault simulation program to generate pseudorandom test sets for testing the benchmark circuits. The COMPACTEST [36] program was used to generate the reduced test sets that detect most detectable single stuck-line faults for all benchmark circuits. The ATALANTA and FSIM programs were simulated on a SUN SPARC 5 workstation, while the COMPACTEST program was implemented on an IBM AIX machine. For each ISCAS 85 combinational benchmark circuit, we determined the number of test vectors used to construct the required signatures, CPU simulation time taken for the construction, together with the percentage fault coverage. The fault coverage was first computed at the output of the benchmark circuits alone without any additional circuits, next when the circuit outputs were merged by XOR gate, and was finally computed when the XOR gate output was fed to a parity bit signature generator, that is, at the output of the CUT together with the compression network. The combination of these simulation results provides a clearer picture in determining the fault loss introduced by the XOR gate, and multiple-output parity bit signature generator which includes the XOR gate as part of its overall hardware. The area overhead introduced by the multiple-output signature generator for all simulated benchmark circuits using ATALANTA, FSIM, and COMPACTEST was determined as well. The experimental results are summarized in the following sets of tables. Tables XXXI-XXXIII show the results of simulation on the ISCAS 85 benchmark circuits using ATALANTA, FSIM, and COMPACTEST simulators, respectively, with no additional circuits at the outputs. From these results we see that ATALANTA and COMPACTEST provide almost similar fault coverage results for all the benchmark circuits, being much higher than the corresponding values provided by FSIM, while COMPACTEST provides the highest CPU simulation time for all the circuits except c17. Tables XXXIV-XXXVI, on the other hand, show the simulation results on the ISCAS circuits using ATALANTA, FSIM, and COMPACTEST simulators, respectively, when the outputs of each circuit are merged by an XOR gate. Here, as is evident, ATALANTA and COMPACTEST provide best results in terms of fault coverage compared to FSIM; fault loss due to merger by XOR gate is also computed Tables XXXVII and XXXVIII provide results on simulation using, respectively, ATALANTA/FSIM and COMPACTEST with time compression (viz. XOR gate followed by parity bit signature generator), while Tables XXXIX  and XL show the corresponding fault loss values, respectively, for ATALANTA/FSIM and COMPACTEST. From the experimental results, we might conclude that time compaction results in better CPU simulation time in general. Also, in all cases, we obtained lower fault coverage for the circuits, which is to be expected. The hardware overhead estimates for all the ISCAS 85 benchmark circuits are given in Table XLI . The estimates were found to be as small as 0.7-7.3% in most cases, with a value of 14.3% for the c17 benchmark circuit only.
A. Fault-Free and Faulty Signatures for Circuit c432
Tables XLII and XLIII provide the fault-free signature as well as faulty signatures for the second benchmark circuit c432 comprised of 160 gates, 36 primary inputs, and seven primary outputs while using, respectively, ATALANTA/FSIM and COM-PACTEST. In the simulation experiment, we use one XOR gate to merge all the outputs of the circuit to a single output. However, for large circuits such as c2670, c7552, we use more than one XOR gate to group two, three, or four outputs for merger at one time.
VI. SPACE-TIME COMPACTION
Instead of using only time compaction for the multiple-output circuits (that is, multiple-output parity bit signature generator), it is also possible to first use space compression which is ultimately followed by time compaction. In the present section, we discuss the outcomes of such experimentation on ISCAS 85 benchmark circuits. In our experimentation, we carry out the design of space compressors for the ISCAS 85 benchmark circuits following the optimal mergeability criteria as developed in [32] to merge suitable sets of candidate outputs of the benchmark circuits to single outputs and then use parity bit time compaction. The details for the design of such space compressors comprised of AND (NAND), OR (NOR), and XOR (XNOR) gates, in general, could be found in [29] - [32] and are thus omitted here. The results of simulation on ISCAS 85 benchmark circuits using this kind of space-time compaction are given in Tables XLIV-XLVII, using ATALANTA/FSIM and COMPACTEST, respectively. These results are evidently self-explanatory. 
VII. CONCLUDING REMARKS
The implementation of time-efficient BIST support hardware is of great importance in the synthesis of complex digital integrated circuits. This paper reports on developing compression techniques of test data outputs for digital integrated circuits that facilitate the design of such time-efficient BIST support hardware using compact test sets. Specifically, extending the concept of multiple-output parity bit signature generation as suggested for exhaustive testing of VLSI circuits recently by Jone and Das [15] , the subject paper proposes a multiple-output parity bit signature generation method for use with nonexhaustive or compact test sets in testing digital integrated circuits. The suggested compaction technique, as evidenced by extensive simulation experiments on ISCAS 85 combinational benchmark circuits using fault simulation programs FSIM, ATALANTA, and COMPACTEST, provides a high fault coverage for single stuck-line faults, with low CPU simulation time, and acceptable area overhead for the compactor. As is obvious, the design of zero-aliasing compressors was not our priority; we rather endeavored in the paper to reinforce the connection between the input test sets, their lengths, and their reduction into recommended algorithms in the construction of the compaction trees. Information loss [37] may not be completely avoided when the size of all output responses is reduced. Therefore, depending on the amount of information loss, the corresponding time compactor design will be affected as well. In our design experiments, we used the reduced test sets provided by ATALANTA 
